Prepare for chip design interviews, one flow step at a time.
Questions for Physical Design, RTL and Verification, placed where interviewers stop you. Every answer cites a source.
How it works
Free to browse. No sign-up needed.
PD
Physical Design
RTL
RTL Design
DV
Design Verification
S01
Import
S02
Floorplan
S03
Power plan
S04
Placement
S05
CTS
S06
Routing
S07
Timing closure
S08
Signoff
S09
ECO
How it works
Choose a field
Physical Design, RTL or Verification.Open a flow step
Questions sit where the interviewer cuts in.Learn together
Check the source, mark what you were asked, fix what’s wrong.
Short answers you can check
The direct answer first, then the common slip and the source.
Physical Design
S04 Placement
How does a timing-driven placer make critical paths shorter, and what does it cost?
Prepare alongside people in the same search
Mark what you were asked, fix what’s wrong, and talk it through in threads. Contributing is free for everyone.
- Pseudonymous: a display name only
- No online status or read receipts
- Unanswered posts pin to the top
Browse free. Open more when you need it.
Paid plans aren’t on sale during the beta. Nothing is charged.
Free
$0No card neededEvery question in every field15 answers, with their sourcesCommunity and contributingAll fields
$5.99/ monthor $39 / year (save about 45%)Every answer, with notes and changelogPD, RTL and DV in one planContributing stays free
Common questions
Every answer cites a source, such as a textbook, a paper, a standard like IEEE 1800 or IEEE 1801, or public vendor documentation. The link sits under the answer.
No. Nothing scores or ranks you. You set the pace and pick the weak spot.
Pseudonymous. Members see only your display name, with no online status or read receipts.
No. Answers cover concepts and methodology, not which command to type in a vendor’s tool.
In the app, open Settings and choose “Delete my account”. Approved contributions stay, credited to “Former member”.